# The ICT/ICL 1900 Range

"I must say we must have been very brave in those far off days without realising the full implications". A.C.L. Humphreys CBE (June 1996)

# **Performance and Competitive position**

2-ICT/ICL 1900 Performance and Competitive Position	2
2.1- Performance of FP6000-Instruction times	2
2.2- Performance of ICT 1900 in 1966	3
2-3 Performance of ICT / ICL 1900 Series (All Models) and derivatives 2903/ME29	5
Original 1900 Series	5
The E/F's	6
The 1900 A Series	6
The 1900 S series and 1900 T's	7
The 2903 and ME29	7
2.4 ICT 1900 competitive position.	
The competition	
ICT1900 and IBM360 in 1966	9
ICT1900 and IBM370 in 1974	
Conclusions	

# 2-ICT/ICL 1900 Performance and Competitive Position

The assessment and measurement of processor performance became increasingly important with the advent of compatible ranges addressing a large and continuous span of the market. During the 10 years of market life of the 1900 Range, the specification and measurement of processor performance, initially expressed in individual instruction times, was increasingly specified by standardised "work loads", instruction mixes that could be coded and measured on all models in the range and on competing systems (with different order code formats).

## 2.1- Performance of FP6000-Instruction times

The following table details the individual instruction times (and variance) of the initial FP6000:

	Configuration $\longrightarrow$	S	tandard		With Ac	Fast Extern cumulators	al
	Core Store	2 Usec	4 Usec	6 Usec	2 Usec	4 Useo	6 Usec
•	Group 0 Group 1 Group 2 except F023 F023 Group 3 F040 - 041 F042 F043 F047 F044 - 046 minimum maximum typical Group 5 Group 6 F070 F072 F074 Group 10 F110, 112 F111, 113 F114 F115 F120 - 122 F123 F124 F125 F126 F127	7 7 7 7 3 7 40 41 7 7 3 7 40 41 7 7 3 7 40 41 7 7 40 41 7 7 40 41 7 7 40 41 7 7 40 41 5 5 8 4 3 5 8 4 3 5 8 4 8 4 5 5 8 4 4 3 5 5 8 4 4 3 5 5 8 4 4 3 5 5 8 4 7 7 7 7 1 4 1 5 5 8 4 1 1 5 5 8 4 1 1 5 5 8 4 1 1 5 5 8 4 1 1 5 5 8 4 1 7 7 7 1 1 1 5 8 4 1 1 5 8 4 1 1 5 8 4 1 1 5 8 4 1 1 5 5 8 4 1 1 1 5 5 8 4 1 1 1 1 5 5 8 4 1 1 1 5 5 8 4 1 1 1 5 1 5 1 1 1 5 1 1 1 1 1 1 1 1 1	13 13 13 13 54 57 43 56 57 9 9 12 8 5 9 12 8 5 9 12 8 5 9 10 6 10 6 10 6 10 10 10 10 10 10 10 10 10 10	18 18 18 7 18 67 72 58 57 68 80 70 13 13 15 12 7 12 18 + N 42 + N 43 + N 43 + N 32 + 7N 12 N 14 8 32 + 7N 12 12 14 8 12 7 14 8 12 7 14 8 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 12 13 15 12 7 14 15 12 7 12 13 13 15 12 7 14 13 15 12 7 14 13 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 15 12 7 14 8 12 7 14 8 13 15 12 7 14 8 13 15 12 7 14 8 13 15 12 7 14 8 12 7 14 8 15 12 7 14 8 13 15 12 7 14 8 13 15 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 12 12 7 14 8 12 7 12 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 12 7 14 8 12 7 14 8 12 7 14 8 12 7 14 8 12 7 12 7 14 8 12 7 14 8 12 7 7 14 8 12 7 7 14 8 12 7 7 14 8 12 7 7 14 8 12 7 7 14 8 12 7 7 14 8 12 7 7 14 12 7 7 14 8 12 7 7 14 12 7 7 14 12 7 7 14 12 7 7 14 12 7 7 14 12 7 7 14 13 12 7 12 7 14 14 15 12 7 12 7 12 12 12 12 12 12 12 12 12 12	6 6 6 6 3 6 37 37 23 23 38 45 40 4 4 7 3 3 4 + N 11 + N 11 + N 11 + N 11 + 3N 112 + 3N	10 10 10 10 5 10 45 5 10 45 31 47 5 6 45 5 6 10 5 5 6 10 5 5 6 10 10 5 5 6 10 10 5 10 5 5 6 10 10 5 10 5 5 6 10 10 5 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 10 5 5 6 10 17 10 5 5 6 10 17 10 5 7 6 10 17 10 5 7 6 10 17 10 5 7 6 10 17 10 5 7 6 10 17 17 17 17 17 17 10 5 7 6 10 17 17 17 17 17 17 17 17 17 17	14 13 14 7 14 52 52 38 37 58 65 60 8 8 11 7 7 8 8 4 N N 8 22 4 N 8 23 4 N 9 8 22 3 8 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 7 9 8 22 3 8 37 5 8 5 7 9 8 22 3 8 37 5 8 5 7 9 8 9 8 9 8 9 8 9 8 9 9 8 9 8 9 8 9 8
	To index an instruction add to above	2	4	6	1	1	1
Floa Exte Floa Unit	ting Point with X rnal + ting Point +	34 64 24 24	48 78 38 38	62 92 52 52	30 60 20 20	36 66 26 26	42 72 32 32

FP6000 INSTRUCTION EXECUTION TIMES - MICROSECONDS

# 2.2- Performance of ICT 1900 in 1966

This table, extracted from an ICT document (November 1966), gives to prospective customers some key figures for each member of the ICT 1900 Range.

Performance figures are the major part of its contents.

The performance of small scientific loops is included in the table. An assessment of the relative power of each relevant model of the range in the execution of this type of work is also included.

# I.C.T. 1900 Series (in 1966) Characteristics of central processors

		1901	1902	1903	1904	1905	1906	1907
Core store cycle time (micro- seconds)		6	6	1.8 or 2	2	2	1.1 or 2.1 up to 1.25 or 2.25 for largest core store	1.1 or 2.1 up to 1.25 or 2.25
Data channels (maxima)	general	3/6	8	8	18	18	18	18
	fast			_	5	5	any number	as required
		1901	1902	1903	1904	1905	1906	1907
Arithmetic times:							(At 1.25 µS c	ycle time)
Fixed point	add/subtract	34 µS	18 µS	7 μS	7 μS	7 μS	2.5 μs	2.5 μS
	multiply	4.7 ms	1.5ms	650 µS	40 µS	40 µS	10.05 µS	10.05 µS
	divide	7 ms	2.3 ms	900 µS	44 µS	44 µS	18 µS	
								18 µS
	jump	21 µS	13 µS	5 μS	5 µS	5 µS	2.5 μS	18 μS 2.5 μS

		1901	1902	1903	1904	1905	1906	1907
Floating point	add/subtract					13 µS	185 µS	4 to 7.25 μS‡
	load		Floating poin is avai	t arithmetic		6 µS	115 µS	0.5 to 2.5 μS‡
	store					8 μS	110 µS	1.25 to 2.5 μS
	multiply				29 µS	290 µS	10 to 13.25µS‡	
Address modification†						2 µS	625 μS	0.625 µS
Scalar product loop x'	$= \mathbf{x} + \mathbf{a} \cdot \mathbf{b}$					60 uS	700 µS	24.2 µS
Scalar product loop $x' = x + a;b;$ Polynomial loop $x' = x (x + a;)$						42 μS	480 μS	24.2 μS 16 μS
Approximate agreed ratio for p typical scientific calculations be above polynomial loop		erforming ased on the	1	2-5	11	250	22	650
Number of time-shared programs		1	1	1	4	4	16	16
each with sub- programs			2	2	2	2	3	3

Word length:

Fixed point:24 binary digits—four alpha-numeric characters.Floating point:Argument 37 bits plus sign.Exponent8 bits plus sign.

*†1905 and 1907 processors incorporate floating point unit. Address modification of most floating point instructions takes no extra time due to overlapping of instructions.* 

*‡According to context* 

This specification is subject to modification

# 2-3 Performance of ICT / ICL 1900 Series (All Models) and derivatives 2903/ME29

In a compatible range, addressing a wide and continuous span of the market, it became increasingly important to position each model in the range relative to the other models.

Careful spacing of processors performance in the range ensured coverage of the market span with the minimum of models, without leaving significant gaps, with the resulting savings in development costs, production and sales costs. The need to specify and measure processor performance in a more meaningful way led to the definition of "Work mixes", representative loops of instruction that could be coded and run meaningfully on all machines. Amongst the most widely used mixes were POWU2, GAMM, Gibson, Knuth (Fortran) and Wichmann (Algol).

ICT used extensively POWU2 as a performance measurement of "commercial" data processing (without Floating Point instructions) and GAMM mix for "scientific" computing (dominated by Floating Point instructions). POWU2 was of particular importance. Specified by the UK Post Office (Post Office Work Unit2), it was used to specify performance in UK government purchases.

In ICT (and later ICL) it was used in the specification of product requirements, in the measurement of the performance of competitive systems and in the setting of system prices in the market (in general, 1900 prices were set at 5% below the IBM360 (later IBM370) price performance curve).

The following is an extract from an ICL document on performance (dated 1972):

- "e) On some machines it is possible to code the POWU 2 in various ways, each producing different results. The figures quoted for such machines are not necessarily the optimum obtainable within the POWU 2 definition but are intended to be realistic in terms of actual processing.
- f) The instruction sets of different ranges of machines (within ICL and competition) are not identical and the number of instructions required to code POWU 2 accordingly varies from one machine to another. On 1900 there are 880 instructions in the loop.
- g) For multi-processor configurations each processor can be rated separately but no general statement can be made to represent the power of a total system without reference to specific workloads.

Some manufacturers quote the instruction processing rate of their CPUs. In some cases, however, this is the rate of processing the shortest instructions and not the average of a typical instruction mix."

## **Original 1900 Series**

The following table was measured in term of POWU 2 and GAMM after first deliveries and it is included for completeness.

		F			
System	First Delivery	POWU 2 ms.	POWU 2/Sec	GAMM uS	Clock nS
1907 (1Us)	1967	4	268	12	750
1906 1us	1967	4	268		750
1907 (2us)	1967	5	200	14	750
1906 2us	1967	5	200		750
1909	Aug-65	7.5	133	29	
1905	May-65	8	133	29	1000
1904	1965	7.5	133		1000
1903	1965	18	55		1000
1903 EMU		16	64	86	1000
1902	1965	45	22		
1902 EMU *		40	25	116	
1901	Mar-66	83	12		4000
1901 EMU *	1966	67	15	130	4000

#### The E/F's

The E/F series used the same hardware technology as the original 1900, but included significant optimisation of the design and significant enhancements of the 1900 architecture.

The resulting improvement of the performance should be noticed (a single 1904/5 F almost reaches the performance of the original 1906/7).

The raw computing power available in an anonymous dual processor system (1906/7E/F) was measured at 1.8 times a single.

System	 First Delivery	F			
		POWU 2	POWU 2/Sec	GAMM uS	Clock nS
1907 E/F	1968	1113.	1.8x1905 E/F		750
1906 E/F	1968		750		
1905E	1967	6	158	29	750
1905E (H/W Registers)	1967	5	189	28	750
1905F	1967	4.3	233	18	750
1904E	1967	6.3	158		750
1904E (H/W Registers)	1967	5.3	189		750
1904F	1967	4.3	233		750

#### The 1900 A Series

Having achieved a well understood and stable architecture, ICT applied state of the art integrated circuit technology and the necessary advanced packaging technology, with significant improvements in the competitiveness of the 1900 range.

System	First Delivery			I	Performance				
				POWU 2 ms.	POWU 2/Sec	GAMM uS	Clock nS		
1906A		1970		0.9	1111		100		
1904A		1969		3	333	11	500		
1903A		1968		5.8	172		720		
1903A SCF‡		1968		5.8	172	44	720		
1902A		1968		21	47		1500		
1902A CCF†/SCF‡		1968		11	87	87	1500		
1901A		1969		63	16				
1901A CCF†		1969		45	22	109			

*†* CCF= Commercial Computing Feature (Group 4 instructions- Fixed Point Multiply/Divide and I/O conversion) *‡*SCF= Scientific Computing Feature (Group 13 FP instructions – held FP Accumulator)

## The 1900 S series and 1900 T's

The 1900 S series, the last to span the whole range, was mainly an evolutionary enhancement, achieved by selectively applying faster technologies to the 1900A designs. This development achieved very significant performance improvements with relatively modest development resources.

The 1900 T models, introduced in the lower part of the range. were mainly a re-badging (and cost reduction) exercise. Performance and specification improvements for each model were achieved mainly by regrading the higher model.

System	First D	elivery		Performance				
			POWU 2	POWU 2/Sec	GAMM uS	Clock nS		
			ms.					
1906S	19	973	0.65	1540		100		
1904S	19	972	2.3	435	10.5	300		
1903S	19	971	5.8	172	44	640		
1903T	19	973	4	250	15			
1902S	19	971	11	87	87	1500		
1902T	19	974	7	152	55	1000		
1901S			50	20				
1901S			31	32	90			
CCF†								
1901T	19	974	13	76	95			

#### The 2903 and ME29

The 2903 series, an innovative design still using 1900 order code, was introduced shortly before the announcement of the 2900 mainframes models (hence the name and its "tango" skin).

It was competing well in the "low cost" computing market. Addressed to small companies without a DP department, ease of use was more important than the raw performance of its processor.

System	First Delivery				
		POWU 2	POWU 2/Sec	GAMM uS	Clock nS
		1115.			
2903/25	May-76	23	44		540
2903/40	May-74	17	60		540
2904	May-76	9	111		540
ME29	1980	7	150		

# 2.4 ICT 1900 competitive position

At the end of 1963, when the newly merged ICT was in the early phase of development of the 1900 Range, ICT was the number one supplier in the UK (the UK was probably the only major country in the world where IBM was not the dominant supplier). To maintain credibility and market share, ICT had to market, and to keep competitive, a range of 1900 systems equivalent to the IBM 360 range. But the IBM R&D spend at the time was greater than ICT total revenues.

ICT had a technical interchange agreement with RCA, but, having decided to adopt the 1900 range in preference to the IBM compatible RCA Spectra 70, ICT had to develop, market, manufacture and support the complete range from its own resources.

## The competition

Many other computer companies were very active in the period 1964-74, some of them being:

Burroughs (B2500, B3500 etc. and B1700, B2700, B3700, 4700, 6700, 7700) CDC (6400, 6600 and Cyber 72, 73, 74, 76) DEC (System10) Honeywell (2000 Series and 6000 Series) NCR (Century) Univac (9000/Series 90 and 1100 Series) RCA (Spectra 70) GE (400 and 600 Series)

But, though the above systems were monitored and considered when assessing the competitive scenario, "The Competition" was IBM with the IBM 360 Range and, later, the IBM 370 Range.

From a performance point of view, the 1900 range competed well with the lower part of the IBM 360 range and, with the arrival of the 1901, had a lower entry point.

But at the higher part of the Range, the 1900, given parity of hardware technology, could not compete well with the top members of the IBM range when comparing "commercial" performance in single (i.e. not multiprocessing) systems. The need to be in this area of the market with its emerging advanced applications (i.e. Real time transaction processing), prestigious customers and high profitability, provided impetus towards the early development of (anonymous) multiprocessors systems, and it was one of the factors leading to the introduction of the 2900 range in 1974..

## ICT1900 and IBM360 in 1966

By 1966 both the IBM 360 and the ICT 1900 were settling down after an initial period of turmoil. The following diagram plots the IBM 360 range and the ICT 1900 range positions in 1966(in terms of single processor performance measured in POWU 2/Sec)



ICT 1900 v IBM 360 in 1966

## ICT1900 and IBM370 in 1974

Looking at the competitive position in 1974 in terms of data processing performance, ICL (as it had then become), by the application of very advanced and fast MECL10k technology and the necessary packaging and cooling technology, had improved its relative position at the top of the range.

ICL was delivering a range of competitive 1900 systems (the S and T series) using advanced designs with "state of the art" technology.



Besides maintaining the range competitive, in 1974 ICL had introduced the 2903 (a new 1900 compatible system) below the bottom of the 1900 range, competing with the IBM System 3. ICL development teams were also well advanced in the development of the three top models of the New Range (ICL2900 Range).

## Conclusions

The following chart maps the span of the two ranges (ICT/ICL 1900 and IBM 360/370) in 1966, at the beginning, and in 1974, towards the end of the 1900 as a full range.

It shows that, despite great disparity of resources, by 1974 ICL had actually increased the span of its 1900 range, at least in terms of processor performance.

The ICT (and ICL) engineers adopted successfully a "technology intercept" policy by working very closely with IC's manufactures and other innovative suppliers to take into account technologies under development and adopt them early.

